TY - GEN
T1 - Reusable models for timing and liveness analysis of middleware for distributed real-time and embedded systems
AU - Subramonian, Venkita
AU - Gill, Christopher
AU - Sánchez, César
AU - Sipma, Henny B.
PY - 2006
Y1 - 2006
N2 - Distributed real-time and embedded (DRE) systems have stringent constraints on timeliness and other properties whose assurance is crucial to correct system behavior. Formal tools and techniques play a key role in verifying and validating system properties. However, many DRE systems are built using middleware frameworks that have grown increasingly complex to address the diverse requirements of a wide range of applications. How to apply formal tools and techniques effectively to these systems, given the range of middleware configuration options available, is therefore an important research problem.This paper makes three contributions to research on formal verification and validation of middleware-based DRE systems. First, it presents a reusable library of formal models we have developed to capture essential timing and concurrency semantics of foundational middleware building blocks provided by the ACE framework. Second, it describes domain-specific techniques to reduce the cost of checking those models while ensuring they remain valid with respect to the semantics of the middleware itself. Third, it presents a verification and validation case study involving a gateway service, using our models.
AB - Distributed real-time and embedded (DRE) systems have stringent constraints on timeliness and other properties whose assurance is crucial to correct system behavior. Formal tools and techniques play a key role in verifying and validating system properties. However, many DRE systems are built using middleware frameworks that have grown increasingly complex to address the diverse requirements of a wide range of applications. How to apply formal tools and techniques effectively to these systems, given the range of middleware configuration options available, is therefore an important research problem.This paper makes three contributions to research on formal verification and validation of middleware-based DRE systems. First, it presents a reusable library of formal models we have developed to capture essential timing and concurrency semantics of foundational middleware building blocks provided by the ACE framework. Second, it describes domain-specific techniques to reduce the cost of checking those models while ensuring they remain valid with respect to the semantics of the middleware itself. Third, it presents a verification and validation case study involving a gateway service, using our models.
KW - Middleware
KW - Timed automata
UR - https://www.scopus.com/pages/publications/34547394846
U2 - 10.1145/1176887.1176924
DO - 10.1145/1176887.1176924
M3 - Conference contribution
AN - SCOPUS:34547394846
SN - 1595935428
SN - 9781595935427
T3 - IEEE International Conference on Embedded Software, EMSOFT 2006
SP - 252
EP - 261
BT - Proceedings of the 6th ACM and IEEE International Conference on Embedded Software, EMSOFT 2006
T2 - 6th ACM and IEEE International Conference on Embedded Software, EMSOFT 2006
Y2 - 22 October 2006 through 25 October 2006
ER -