Bias-scalable inner-product approximation circuit using analog margin propagation

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

Bias-scalability is a property of an analog CMOS circuit where its functional response remains invariant with respect to the MOSFET's biasing condition, namely weak-inversion, moderate-inversion and strong-inversion. As a result bias-scalable circuits can seamlessly operate over a wide operating range without the need for re-biasing, re-design or re-calibration. In this paper, we present the design of a bias-scalable analog circuit that computes an inner-product between two vectors. At the core of the proposed design is a margin-propagation based piece-wise approximation technique that relies only on universal conservation principles (like KCL and thresholding) to achieve bias-scalability. The concept is validated using measured results from prototypes fabricated in a 0.5μm standard CMOS process.

Original languageEnglish
Title of host publication2013 IEEE 56th International Midwest Symposium on Circuits and Systems, MWSCAS 2013
Pages525-528
Number of pages4
DOIs
StatePublished - 2013
Event2013 IEEE 56th International Midwest Symposium on Circuits and Systems, MWSCAS 2013 - Columbus, OH, United States
Duration: Aug 4 2013Aug 7 2013

Publication series

NameMidwest Symposium on Circuits and Systems
ISSN (Print)1548-3746

Conference

Conference2013 IEEE 56th International Midwest Symposium on Circuits and Systems, MWSCAS 2013
Country/TerritoryUnited States
CityColumbus, OH
Period08/4/1308/7/13

Fingerprint

Dive into the research topics of 'Bias-scalable inner-product approximation circuit using analog margin propagation'. Together they form a unique fingerprint.

Cite this