A dynamic reconfigurable A/D converter for sensor applications

Kun Cheong; Andrew Mason; Shantanu Chakrabartty

doi:10.1109/ICSENS.2005.1597926

A dynamic reconfigurable A/D converter for sensor applications

Kun Cheong, Andrew Mason, Shantanu Chakrabartty

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

A hybrid algorithmic-ΣΔ ADC has been developed for sensor applications that benefit from dynamic reconfiguration of the tradeoff between resolution and conversion speed. By iteratively feeding back and resampling the residue of a ΣΔ conversion, bit weight information is embedded into the digital output sequence as in an algorithmic conversion. By varying the number of sampling and feedback cycles, the ADC can be dynamically reconfigured at the architectural level to be more ΣΔ-like, achieving higher resolution with lower speed, or more algorithmic-like, providing higher speed with lower resolution. With a nominal 10MHz clock, the ADC can resolve 8 bits in 1.6μsec, 16 bits in 51.2μsec or various configurations in between. Analysis of an example sensor application shows a 78% power savings due to dynamic reconfiguration to match signal characteristics.

Original language	English
Title of host publication	Proceedings of the Fourth IEEE Conference on Sensors 2005
Pages	1221-1224
Number of pages	4
DOIs	https://doi.org/10.1109/ICSENS.2005.1597926
State	Published - 2005
Event	Fourth IEEE Conference on Sensors 2005 - Irvine, CA, United States Duration: Oct 31 2005 → Nov 3 2005

Publication series

Name	Proceedings of IEEE Sensors
Volume	2005

Conference

Conference	Fourth IEEE Conference on Sensors 2005
Country/Territory	United States
City	Irvine, CA
Period	10/31/05 → 11/3/05

Access to Document

10.1109/ICSENS.2005.1597926

Cite this

@inproceedings{4c8c98c4cfcd4e25a0ecc8c60b213c85,

title = "A dynamic reconfigurable A/D converter for sensor applications",

abstract = "A hybrid algorithmic-ΣΔ ADC has been developed for sensor applications that benefit from dynamic reconfiguration of the tradeoff between resolution and conversion speed. By iteratively feeding back and resampling the residue of a ΣΔ conversion, bit weight information is embedded into the digital output sequence as in an algorithmic conversion. By varying the number of sampling and feedback cycles, the ADC can be dynamically reconfigured at the architectural level to be more ΣΔ-like, achieving higher resolution with lower speed, or more algorithmic-like, providing higher speed with lower resolution. With a nominal 10MHz clock, the ADC can resolve 8 bits in 1.6μsec, 16 bits in 51.2μsec or various configurations in between. Analysis of an example sensor application shows a 78% power savings due to dynamic reconfiguration to match signal characteristics.",

author = "Kun Cheong and Andrew Mason and Shantanu Chakrabartty",

year = "2005",

doi = "10.1109/ICSENS.2005.1597926",

language = "English",

isbn = "0780390563",

series = "Proceedings of IEEE Sensors",

pages = "1221--1224",

booktitle = "Proceedings of the Fourth IEEE Conference on Sensors 2005",

note = "Fourth IEEE Conference on Sensors 2005 ; Conference date: 31-10-2005 Through 03-11-2005",

}

TY - GEN

T1 - A dynamic reconfigurable A/D converter for sensor applications

AU - Cheong, Kun

AU - Mason, Andrew

AU - Chakrabartty, Shantanu

PY - 2005

Y1 - 2005

N2 - A hybrid algorithmic-ΣΔ ADC has been developed for sensor applications that benefit from dynamic reconfiguration of the tradeoff between resolution and conversion speed. By iteratively feeding back and resampling the residue of a ΣΔ conversion, bit weight information is embedded into the digital output sequence as in an algorithmic conversion. By varying the number of sampling and feedback cycles, the ADC can be dynamically reconfigured at the architectural level to be more ΣΔ-like, achieving higher resolution with lower speed, or more algorithmic-like, providing higher speed with lower resolution. With a nominal 10MHz clock, the ADC can resolve 8 bits in 1.6μsec, 16 bits in 51.2μsec or various configurations in between. Analysis of an example sensor application shows a 78% power savings due to dynamic reconfiguration to match signal characteristics.

AB - A hybrid algorithmic-ΣΔ ADC has been developed for sensor applications that benefit from dynamic reconfiguration of the tradeoff between resolution and conversion speed. By iteratively feeding back and resampling the residue of a ΣΔ conversion, bit weight information is embedded into the digital output sequence as in an algorithmic conversion. By varying the number of sampling and feedback cycles, the ADC can be dynamically reconfigured at the architectural level to be more ΣΔ-like, achieving higher resolution with lower speed, or more algorithmic-like, providing higher speed with lower resolution. With a nominal 10MHz clock, the ADC can resolve 8 bits in 1.6μsec, 16 bits in 51.2μsec or various configurations in between. Analysis of an example sensor application shows a 78% power savings due to dynamic reconfiguration to match signal characteristics.

UR - http://www.scopus.com/inward/record.url?scp=33847249100&partnerID=8YFLogxK

U2 - 10.1109/ICSENS.2005.1597926

DO - 10.1109/ICSENS.2005.1597926

M3 - Conference contribution

AN - SCOPUS:33847249100

SN - 0780390563

SN - 9780780390560

T3 - Proceedings of IEEE Sensors

SP - 1221

EP - 1224

BT - Proceedings of the Fourth IEEE Conference on Sensors 2005

T2 - Fourth IEEE Conference on Sensors 2005

Y2 - 31 October 2005 through 3 November 2005

ER -

A dynamic reconfigurable A/D converter for sensor applications

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this