A dynamic reconfigurable A/D converter for sensor applications

Kun Cheong, Andrew Mason, Shantanu Chakrabartty

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations


A hybrid algorithmic-ΣΔ ADC has been developed for sensor applications that benefit from dynamic reconfiguration of the tradeoff between resolution and conversion speed. By iteratively feeding back and resampling the residue of a ΣΔ conversion, bit weight information is embedded into the digital output sequence as in an algorithmic conversion. By varying the number of sampling and feedback cycles, the ADC can be dynamically reconfigured at the architectural level to be more ΣΔ-like, achieving higher resolution with lower speed, or more algorithmic-like, providing higher speed with lower resolution. With a nominal 10MHz clock, the ADC can resolve 8 bits in 1.6μsec, 16 bits in 51.2μsec or various configurations in between. Analysis of an example sensor application shows a 78% power savings due to dynamic reconfiguration to match signal characteristics.

Original languageEnglish
Title of host publicationProceedings of the Fourth IEEE Conference on Sensors 2005
Number of pages4
StatePublished - 2005
EventFourth IEEE Conference on Sensors 2005 - Irvine, CA, United States
Duration: Oct 31 2005Nov 3 2005

Publication series

NameProceedings of IEEE Sensors


ConferenceFourth IEEE Conference on Sensors 2005
Country/TerritoryUnited States
CityIrvine, CA


Dive into the research topics of 'A dynamic reconfigurable A/D converter for sensor applications'. Together they form a unique fingerprint.

Cite this